(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 30 June 2005 (30.06.2005)

(10) International Publication Number WO 2005/059990 A1

- H01L 21/336, (51) International Patent Classification7: G02F 1/1368, G09F 9/30, H01L 21/288, 21/3205, 29/786
- (21) International Application Number:

PCT/JP2004/018076

(22) International Filing Date: 29 November 2004 (29.11.2004)

(25) Filing Language:

English

(26) Publication Languages

English

(30) Priority Data: 2003-403733

2003-432083


2 December 2003 (02.12.2003) 26 December 2003 (26.12.2003)

(71) Applicant (for all designated States except US): SEMI-CONDUCTOR ENERGY LABORATORY CO., LTD. [IP/JP]; 398, Hase, Atsugi-shi, Kanagawa 2430036 (JP).

- (72) Inventors; and Inventors/Applicants (for US only): KUWABARA, Hideaki [JP/JP]: c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD., 398, Hase, Atsugi-shi, Kanagawa 2430036 (JP). YAMAZAKI, Shunpci [JP/JP]; c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD., 398, Hase, Atsugi-shi, Kanagawa 2430036 (IP). MAEKAWA, Shinji [JP/JP]; c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD. 398, Hase, Atsugi-shi, Kanagawa 2430036 (JP). NAKAMURA, Osamu [JP/JP]; c/o SEMICONDUCTOR ENERGY LABORA-TORY CO., LTD., 398, Hase, Atsugi-shi., Kanagawa 2430036 (ЛР).
 - (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DB, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,

[Continued on next page]

(54) Title: ELECTRONIC DEVICE AND SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME



(57) Abstract: It is conceivable that the problem that a signal is delayed by resistor of a wiring in producing a display which displays large area becomes remarkable. The present invention provides a manufacturing process using a droplet discharge method suitable for a large-sized substrate. In the present invention, after forming a base layer 11 (or base pretreatment) which enhances adhesiveness over a substrate in advance and forming an insulating film, a mask having a desired pattern shape is formed, and a desired depression is formed by using the mask. A metal material is filled in the depression having a mask 13 and a sidewall made from an insulating film by a droplet discharge method to form an embedded wiring (a gate electrode, a capacitor wiring, lead wiring or the like. Afterwards, it is flattened by a planarization processing, for example, a press or a CMP processing.